[1]
S. S and R. P, “Design of Reconfigurable Block FIR Filter Architecture and Implementation on Hardware”, IJET, vol. 7, no. 3.12, pp. 826–830, Jul. 2018, doi: 10.14419/ijet.v7i3.12.16511.