[1]
A. Gorabal and N. D K, “FPGA Implementation of UART with Single Error Correction and Double Error Detection (UART-SEC-DED)”, IJET, vol. 7, no. 3.12, pp. 23–27, Jul. 2018.