[1]
E. Jagadeeswara Rao, K. Jayaram Kumar, and D. T. V. Prasad, “Design of high speed Wallace tree multiplier using 8-2 and 4-2 adder compressors”, IJET, vol. 7, no. 4, pp. 2386–2390, Sep. 2018, doi: 10.14419/ijet.v7i4.12261.