[1]
M. Khadir, S. Renukarani, T. Usharani, and D. Hemanth Kumar, “Design of High Performance Decoder with Mixed Logic Styles”, IJET, vol. 7, no. 2.20, pp. 119–123, Apr. 2018, doi: 10.14419/ijet.v7i2.20.12187.