[1]
V. Rao Tirumalasetty, C. V. Mohan Krishna, K. Sai Sree Tanmaie, T. Lakshmi Naveena, and C. Jonathan, “A novel design of high performance1-bit adder circuit at deep sub-micron technology”, IJET, vol. 7, no. 1.1, pp. 660–663, Dec. 2017, doi: 10.14419/ijet.v7i1.1.10822.