Siva Kumar, M. (2017) “Efficient and low latency turbo encoder design using Verilog-Hdl”, International Journal of Engineering & Technology, 7(1.5), pp. 37–41. doi:10.14419/ijet.v7i1.5.9119.