Kumar, M.S. (2017) “Bit wise and delay of vedic multiplier”, International Journal of Engineering & Technology, 7(1.5), pp. 26–30. doi:10.14419/ijet.v7i1.5.9117.