Saravanakumar, U., Suresh, P. and Vimal, S. (2018) “Low-power, low-latency transceiver design using d-TGMS flip-flop for on-chip interconnects”, International Journal of Engineering & Technology, 7(1), pp. 106–109. doi:10.14419/ijet.v7i1.8730.