M S, H.M.S. and D, J. (2018) “Design & Simulation Of 64-Bit Hybrid Processor Instruction Set Using Verilog”, International Journal of Engineering & Technology, 7(4.36), pp. 373–382. doi:10.14419/ijet.v7i4.36.23810.