Kathirvelu, M. and Bindu, H. (2018) “Design and Implementation of Low Power, Area Efficient Full Adder for High Performance Digital Circuit Applications”, International Journal of Engineering & Technology, 7(3.20), pp. 584–587. doi:10.14419/ijet.v7i3.20.22946.