S, R. (2018) “BCD Divider Architecture For High Speed VLSI Application Using Vedic Mathematics”, International Journal of Engineering & Technology, 7(3.29), pp. 741–743. doi:10.14419/ijet.v7i4.29.21650.