Gorabal, A. and D K, N. (2018) “FPGA Implementation of UART with Single Error Correction and Double Error Detection (UART-SEC-DED)”, International Journal of Engineering & Technology, 7(3.12), pp. 23–27. doi: 10.14419/ijet.v7i3.12.15856.