Sasipriya, P. and S Kanchana Bhaaskaran, V. (2018) “Low power combinational and sequential logic circuits using clocked differential cascode adiabatic logic (CDCAL)”, International Journal of Engineering & Technology, 7(3), pp. 1548–1551. doi:10.14419/ijet.v7i3.14632.