TOLENTINO, L.K., PADILLA, M.V. and SERFA JUAN, R. (2018) “FPGA-based redundancy bits reduction algorithm using the enhanced error detection correction code”, International Journal of Engineering & Technology, 7(3), pp. 1008–1013. doi:10.14419/ijet.v7i3.12681.