A. Jyotsna, K. (2018) “Implementation of 16 Bit SAR ADC in CMOS and sub threshold cml techniques”, International Journal of Engineering & Technology, 7(2.12), pp. 257–260. doi:10.14419/ijet.v7i2.12.11298.