Noorbasha, F. (2018) “A VLSI implementation of train collision avoidance system using Verilog HDL”, International Journal of Engineering & Technology, 7(2.8), pp. 386–391. doi:10.14419/ijet.v7i2.8.10468.