Sapna Kumari, C., and K. V. Prasad. 2017. “Analysis of Power Reduction and Implementation on FPGA for AES-128bits Using BEDT Schemes”. International Journal of Engineering & Technology 7 (1.5): 126-34. https://doi.org/10.14419/ijet.v7i1.5.9134.