Siva Kumar, M, S Syed Shameem, M.N.V. Raghu Sai, Dheeraj Nikhil, P. Kartheek, and K Hari Kishore. 2017. “Efficient and Low Latency Turbo Encoder Design Using Verilog-Hdl”. International Journal of Engineering & Technology 7 (1.5): 37-41. https://doi.org/10.14419/ijet.v7i1.5.9119.