TOLENTINO, Lean Karlo, Maria Victoria PADILLA, and Ronnie SERFA JUAN. 2018. “FPGA-Based Redundancy Bits Reduction Algorithm Using the Enhanced Error Detection Correction Code”. International Journal of Engineering & Technology 7 (3): 1008-13. https://doi.org/10.14419/ijet.v7i3.12681.