A. Jyotsna, K, P Satish Kumar, B K. Madhavi, and I Swaroopa. 2018. “Implementation of 16 Bit SAR ADC in CMOS and Sub Threshold Cml Techniques”. International Journal of Engineering & Technology 7 (2.12): 257-60. https://doi.org/10.14419/ijet.v7i2.12.11298.