Noorbasha, Fazal, K Hari Kishore, P Phani Sarad, A Renuka, SK Meera Mohiddin, K Jagadeesh Babu, B V S. Phanindra, and M Manasa. 2018. “A VLSI Implementation of Train Collision Avoidance System Using Verilog HDL”. International Journal of Engineering & Technology 7 (2.8): 386-91. https://doi.org/10.14419/ijet.v7i2.8.10468.