CVS, Chaitanya; C, Sundaresan; VENKATESWARAN, P R; PRASAD, Keerthana; RAMAKRISHNA, V Siva. Design of High-Speed Multiplier Architecture Based on Vedic Mathematics. International Journal of Engineering & Technology, [S. l.], v. 7, n. 2.4, p. 105–108, 2018. DOI: 10.14419/ijet.v7i2.4.11228. Disponível em: https://www.sciencepubco.com/index.php/ijet/article/view/11228.. Acesso em: 2 may. 2024.