Kamar, S., Fouda, A., Zekry, A., & Elmahdy, A. (2017). FPGA implementation of RS codec with interleaver in DVB-T using VHDL. International Journal of Engineering & Technology, 6(4), 171-180. https://doi.org/10.14419/ijet.v6i4.8205