M S, H. M. S., & D, J. (2018). Design & Simulation Of 64-Bit Hybrid Processor Instruction Set Using Verilog. International Journal of Engineering & Technology, 7(4.36), 373-382. https://doi.org/10.14419/ijet.v7i4.36.23810