Kumar ATA, K.; Seshasayanan R, D.; ., . FPGA Implementation of Leading One Detector Using Genetic Algorithm. IJET 2018, 7 (3.20), 616-619. https://doi.org/10.14419/ijet.v7i3.20.22953.