(1)
S, S.; P, R. Design of Reconfigurable Block FIR Filter Architecture and Implementation on Hardware. IJET 2018, 7 (3.12), 826-830. https://doi.org/10.14419/ijet.v7i3.12.16511.