(1)
Gorabal, A.; D K, N. FPGA Implementation of UART With Single Error Correction and Double Error Detection (UART-SEC-DED). IJET 2018, 7, 23-27.