(1)
Narasimha Nayak, V.; Ravi Kumar, M.; Anusha, K.; Kranthi Kiran, C. FPGA Based Asymmetric Crypto System Design. IJET 2017, 7 (1.1), 612-617. https://doi.org/10.14419/ijet.v7i1.1.10788.