Siva Kumar, M. et al. 2017. Efficient and low latency turbo encoder design using Verilog-Hdl. International Journal of Engineering & Technology. 7, 1.5 (Dec. 2017), 37–41. DOI:https://doi.org/10.14419/ijet.v7i1.5.9119.