[1]
Naga Ganesh, A. et al. 2018. Design a Glitch Tolerant Adiabatic Dynamic Logic Circuits for Cryptography. International Journal of Engineering & Technology. 7, 4.19 (Nov. 2018), 402–406. DOI:https://doi.org/10.14419/ijet.v7i4.19.23173.