Bit wise and delay of vedic multiplier

  • Authors

    • M Siva Kumar
    • Sanath Kumar Tulasi
    • N Srinivasulu
    • Vijaya Lakshmi Bandi
    • K Hari Kishore
    2017-12-31
    https://doi.org/10.14419/ijet.v7i1.5.9117
  • Vedic multiplier, Delay, Digital Signal Processing

  • The Vedic multiplier is derived from the ancient mathematics called Vedic mathematics .The ancient mathematics has different sutras in that we use Urdhva Tiryagbhyam sutra which means clock wise and vertically . As we know that binary multiplication is not possible so that instead we use binary addition or subtraction instead of it. The key process for the multiplication is the speed of the processor. The fastest mode of multiplication is the Vedic multiplier. In this paper we want to show the delay and utilization of components available for the multiplier by executing the code. The comparison of delay from some papers was also proposed in this paper. The research is going on the Vedic mathematics to overcome the problems on the conventional mathematics. In future Vedic multiplier plays an important role in the DSP (Digital Signal Processing).As it is the fastest and efficient mode of operation. In this paper I am calculating the bit wise delay up to 32-bit. The whole analysis was done in Xilinx. The ISM wave forms for every bit up to 32-bit was to be obtained. The utilization, used, available, utilized analysis was also taken. The whole process was done in XILINX software.

  • References

    1. [1] Budda Nagendra Reddy and P. Augusta SophyBeulet, An Efficient Multi-Precision Floating Point Adder and Multiplier, Indian Journal of Science and Technology, October 2015.

      [2] S. Subathradevi1 and C. Vennila ,Modified Architecture for Binary Array Multiplier with Reduced Delay using Tristate Buffers,Indian Journal of Science and Technology,september 2015.

      [3] PrakashNarchiSiddalingesh S kerurJayashree C NidagundiHarish M Kittur and Girish V A,:Implementation of Vedic Multiplier for Digital Signal processing.IJCA proceedings on International Conference on VLSI, CommunicationsandInstrumentationâ€,2015

      [4] Dr. K.S. Gurumurthy, M.S Prahalad “Fast and Power Efficient 16×16 Array of Array Multiplier using Vedic Multiplication.

      [5] M. Ramalatha, K. Deena Dayalan, P. Dharani, S. Deborah Priya,†High Speed Energy Efficient ALU Design using Vedic5.Multiplication Techniques â€, ACTEA 2009.

      [6] http://verilogcode.blogspot.in/2014/01/design-and-implementation-of-16-bit.html

      [7] R. Sakthivel, M. Vanitha and Sneha Singh ,Low Leakage Power Vedic Multiplier using Standard Cell Design Indian Journal of Science and Technology, Sep 2015.

      [8] Poornima M, Shivaraj Kumar Patil, Shivukumar , Shridhar K P , Sanjay H,†Implementation of Multiplier using Vedic Algorithmâ€IJITEE 2013.

      [9] C.Sheshavali, K.Niranjankumar “Design and Implementation of Vedic Multiplierâ€IJERD 2013.

      [10] PushpalataVerma†Design of 4x4 bit Vedic Multiplier using EDA Tool†IJCA 2012.

      [11] Manoranjanpradhan,Rutuparnapanda,sushantakumarsahu,†Speed Comparison of 16x16 Vedic Multipliersâ€, International Journal of Computer Applications,Volume 21– No.6, May 2011.

      [12] Ch.Harish Kumar, “Implementation and analysis of power, area and delay of array, urdhvanikhilamvedic multipliersâ€, International Journal of Scientific and Research Publications, Volume 3, Issue 1, January 2013.

      [13] Badal Sharma,†Design and Hardware Implementation Of 128-bit Vedic Multiplierâ€, International journal for advance research in engineering and technology, Volume 1, June 2013.

      [14] Dr. Seetaiah Kilaru, Hari Kishore K, Sravani T, Anvesh Chowdary L, Balaji T “Review and Analysis of Promising Technologies with Respect to fifth Generation Networksâ€, 2014 First International Conference on Networks & Soft Computing, ISSN:978-1-4799-3486-7/14,pp.270-273,August2014.

      [15] Meka Bharadwaj, Hari Kishore "Enhanced Launch-Off-Capture Testing Using BIST Designs†Journal of Engineering and Applied Sciences, ISSN No: 1816-949X, Vol No.12, Issue No.3, page: 636-643, April 2017.

      [16] N Bala Dastagiri, Kakarla Hari Kishore "Reduction of Kickback Noise in Latched Comparators for Cardiac IMDs†Indian Journal of Science and Technology, ISSN No: 0974-6846, Vol No.9, Issue No.43, Page: 1-6, November 2016.

      [17] A.Murali, K Hari Kishore, D Venkat Reddy "Integrating FPGAs with Trigger Circuitry Core System Insertions for Observability in Debugging Process†Journal of Engineering and Applied Sciences, ISSN No: 1816-949X, Vol No.11, Issue No.12, page: 2643-2650, December 2016.

      [18] Mahesh Mudavath, K Hari Kishore "Design of CMOS RF Front-End of Low Noise Amplifier for LTE System Applications Integrating FPGAs†Asian Journal of Information Technology, ISSN No: 1682-3915, Vol No.15, Issue No.20, page: 4040-4047, December 2016.

      [19] P Bala Gopal, K Hari Kishore, B.Praveen Kittu “An FPGA Implementation of On Chip UART Testing with BIST Techniquesâ€, International Journal of Applied Engineering Research, ISSN 0973-4562, Volume 10, Number 14 , pp. 34047-34051, August 2015.

      [20] S Nazeer Hussain, K Hari Kishore "Computational Optimization of Placement and Routing using Genetic Algorithm†Indian Journal of Science and Technology, ISSN No: 0974-6846, Vol No.9, Issue No.47, page: 1-4, December 2016.

      [21] N Bala Gopal, K Hari Kishore "Analysis of Low Power Low Kickback Noise in Dynamic Comparators in Pacemakers†Indian Journal of Science and Technology, ISSN No: 0974-6846, Vol No.9, Issue No.44, page: 1-4, November 2016.

      [22] Rajesh, M., and J. M. Gnanasekar. "Congestion control in heterogeneous wireless ad hoc network using FRCC." Australian Journal of Basic and Applied Sciences 9.7 (2015): 698-702.

      [23] S.V.Manikanthan and V.Rama“Optimal Performance Of Key Predistribution Protocol In Wireless Sensor Networks†International Innovative Research Journal of Engineering and Technology ,ISSN NO: 2456-1983,Vol-2,Issue –Special –March 2017.

      [24] T. Padmapriya and V. Saminadan, “Inter-cell Load Balancing Technique for Multi- class Traffic in MIMO - LTE - A Networksâ€, International Conference on Advanced Computer Science and Information Technology , Singapore, vol.3, no.8, July 2015.

  • Downloads

  • How to Cite

    Kumar, M. S., Kumar Tulasi, S., Srinivasulu, N., Lakshmi Bandi, V., & Hari Kishore, K. (2017). Bit wise and delay of vedic multiplier. International Journal of Engineering & Technology, 7(1.5), 26-30. https://doi.org/10.14419/ijet.v7i1.5.9117