Integrated and effective in-system debugging approach in FPGA circuits

  • Abstract
  • Keywords
  • References
  • PDF
  • Abstract

    This paper explores the new approaches for trace-based and In-system debugging of high level synthesis-generated hardware. The presented approach also exhibits the use of the Event Observability Ports (EOP) which provides the source level event observability in the hardware. To trace the events, the use of the independent trace buffers also known as Event Observability Buffers (EOB) is also discussed. The EOB has the signal that specifies the enabling the data storage and allows the storage decisions cycle-by-cycle which are to be made on the basis of EOB-by-EOB. The proposed approach also reveals the timing relationships of the captured events in the trace buffers. To recover the lost relationships among these events, we have introduced two methods in this paper. We also presented the demonstration and effectiveness of the trace strategy of an EOB.

  • References

      [1] J. Cong, L. Bin, S. Neuendorffer, J. Noguera, K. Vissers, and Z. Zhiru, “High-level synthesis for fpgas: From prototyping to deployment,” Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 30, no. 4, pp. 473–491, 2011.

      [2] K. Rupnow, L. Yun, L. Yinan, and C. Deming, “A study of high-level synthesis: Promises and challenges,” in ASIC (ASICON), 2011 IEEE 9th International Conference on, Conference Proceedings, pp. 1102–1105.

      [3] J. Noguera, S. Neuendorffer, S. Haastregt, J. Barba, K. Vissers, and C. Dick, “Implementation of sphere decoder for mimo-ofdm on fpgas using high-level synthesis tools,” Analog Integrated Circuits and Signal Processing, vol. 69, no. 2-3, pp. 119–129, 2011.

      [4] J. Cong and Z. Zhang, “An efficient and versatile scheduling algorithm based on sdc formulation,” pp. 433–438, 2006.

      [5] K. S. Hemmert, “Source level debugging of circuits synthesized from high level language descriptions,” 2004.

      [6] K. S. Hemmert, J. L. Tripp, B. L. Hutchings, and P. A. Jackson, “Source level debugger for the sea cucumber synthesizing compiler,” in Field-Programmable Custom Computing Machines, 2003. FCCM 2003. 11th Annual IEEE Symposium on, Conference Proceedings, pp. 228–237.

      [7] Y. S. Iskander, C. D. Patterson, and S. D. Craven, “Improved abstractions and turnaround time for fpga design validation and debug,” in Field Programmable Logic and Applications (FPL), 2011 International Conference on, Conference Proceedings, pp. 518–523.

      [8] C.-T. Chen, K. K #252, #231, #252, k #231, and akar, “A source-level dynamic analysis methodology and tool for high-level synthesis,” pp. 134–140, 1997.

      [9] G. Koch, U. Kebschull, and W. Rosenstiel, “Debugging of behavioral vhdl specifications by source level emulation,” in Design Automation Conference, 1995, with EURO-VHDL, Proceedings EURO-DAC ’95., European, Conference Proceedings, pp. 256–261.

      [10] J. Curreri, G. Stitt, and A. D. George, “High-level synthesis techniques for in-circuit assertion-based verification,” in Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW), 2010 IEEE International Symposium on, Conference Proceedings, pp. 1–8.

      [11] Murali, K. Hari Kishore, G. Vijaya Padma, L. Srikanth and R.H. Gopalkrishna, “Design of Scan cell for System on chip scan based Debugging Applications”, 2016 Springer International Conference proceedings of IC3T, Lecture Notes in Networks and Systems, pg-577-586.

      [12] J. Keeley, “An incremental trace-based debug system for field programmable gate-arrays,” 2013.

      [13] E. Hung and S. J. Wilton, “Incremental trace-buffer insertion for fpga debug.”

      [14] Murali, K. Hari Kishore, A. Trinadha, Saswat Tripathy and P. Dhanunjaya Rao, “Improved In-System Debugging of High Level Synthesis Generated FPGA Circuits”, 2016 Springer International Conference proceedings of IC3T, Lecture Notes in Networks and Systems, pg-513-519.

      [15] Dr. Seetaiah Kilaru, Hari Kishore K, Sravani T, Anvesh Chowdary L, Balaji T “Review and Analysis of Promising Technologies with Respect to fifth Generation Networks”, 2014 First International Conference on Networks & Soft Computing, ISSN:978-1-4799-3486-7/14,pp.270-273,August2014.

      [16] Meka Bharadwaj, Hari Kishore "Enhanced Launch-Off-Capture Testing Using BIST Designs” Journal of Engineering and Applied Sciences, ISSN No: 1816-949X, Vol No.12, Issue No.3, page: 636-643, April 2017.

      [17] N Bala Dastagiri, Kakarla Hari Kishore "Reduction of Kickback Noise in Latched Comparators for Cardiac IMDs” Indian Journal of Science and Technology, ISSN No: 0974-6846, Vol No.9, Issue No.43, Page: 1-6, November 2016.

      [18] Murali, K Hari Kishore, D Venkat Reddy "Integrating FPGAs with Trigger Circuitry Core System Insertions for Observability in Debugging Process” Journal of Engineering and Applied Sciences, ISSN No: 1816-949X, Vol No.11, Issue No.12, page: 2643-2650, December 2016.

      [19] Mahesh Mudavath, K Hari Kishore "Design of CMOS RF Front-End of Low Noise Amplifier for LTE System Applications Integrating FPGAs” Asian Journal of Information Technology, ISSN No: 1682-3915, Vol No.15, Issue No.20, page: 4040-4047, December 2016.

      [20] P Bala Gopal, K Hari Kishore, B.Praveen Kittu “An FPGA Implementation of On Chip UART Testing with BIST Techniques”, International Journal of Applied Engineering Research, ISSN 0973-4562, Volume 10, Number 14 , pp. 34047-34051, August 2015

      [21] S Nazeer Hussain, K Hari Kishore "Computational Optimization of Placement and Routing using Genetic Algorithm” Indian Journal of Science and Technology, ISSN No: 0974-6846, Vol No.9, Issue No.47, page: 1-4, December 2016.

      [22] N Bala Gopal, K Hari Kishore "Analysis of Low Power Low Kickback Noise in Dynamic Comparators in Pacemakers” Indian Journal of Science and Technology, ISSN No: 0974-6846, Vol No.9, Issue No.44, page: 1-4, November 2016.

      [23] S.V.Manikanthan and V.Rama“Optimal Performance Of Key Predistribution Protocol In Wireless Sensor Networks” International Innovative Research Journal of Engineering and Technology ,ISSN NO: 2456-1983,Vol-2,Issue –Special –March 2017.

      [24] T. Padmapriya, V.Saminadan, “Performance Improvement in long term Evolution-advanced network using multiple imput multiple output technique”, Journal of Advanced Research in Dynamical and Control Systems, Vol. 9, Sp-6, pp: 990-1010, 2017.

      [25] Rajesh, M., and J. M. Gnanasekar. "Path observation-based physical routing protocol for wireless ad hoc networks." International Journal of Wireless and Mobile Computing 11.3(2016): 244-257.




Article ID: 9070
DOI: 10.14419/ijet.v7i1.5.9070

Copyright © 2012-2015 Science Publishing Corporation Inc. All rights reserved.