FPGA Prototyping of Micro-Blaze soft-processor based Multi-core System on Chip

  • Authors

    • G Prasad Acharya
    • M Asha Rani
    2018-04-12
    https://doi.org/10.14419/ijet.v7i2.16.11416
  • Multi-core System-on-chip, FPGA, Micro-Blaze, IP integrator
  • The increased demand for processor-level parallelism has many-folded the challenges for SoC designers to design, simulate and verify/validate today’s Multi-core System-On-Chip (SoC) due to the increased system complexity. There is also a need to reduce the design cycle time to produce a complex multi-core SOC system thereby the product can be brought into the market within an affordable time. The Computer-Aided Design (CAD) tools and Field Programmable Gate Arrays (FPGAs) provide a solution for rapidly prototyping and validating the system. This paper presents an implementation of multi-core SoC consisting of 6 Xilinx Micro-Blaze soft-core processors integrated to the Zynq Processing System (PS) using IP Integrator and these cores will be communicated through AXI bus. The functionality of the system is verified using Micro-Blaze system debugger. The hardware framework for the implemented system is implemented and verified on FPGA.

     

     

  • References

    1. [1] VasanthAsokan , “Designing Multiprocessor Systems in Platform Studioâ€, Xilinx, WP262(v2.0), 21 November 2007.

      [2] J. O. Hamblen, T. S. Hall, and M. D. Furman, Rapid Prototyping of Digital Systems, SOPC edition, Springer, 2008.

      [3] ZainalabedinNavabi, Digital Design and Implementation with Field Programmable Devices, Springer, 2005.

      [4] TahoDorta, Jaime Jimenez, Jose Luis Martin and Armando Astarloa, “Reconfigurable Multiprocessor Systems: A reviewâ€, International Journal of Reconfigurable Computing 2010, article ID: 570279.

      [5] M. Hübner, J. Becker, Multiprocessor System-on-Chip, Springer, 2011

      [6] Iulian NIŢĂ, Gabriel ZDRU, "HW-SW Co-Design of MPSoC Using FGPA IP Cores",U.P.B. Scientiffic Bulletin, Series C, Vol. 75, Iss. 1, 2013, ISSN 1454-234x, pages 135-150,

      [7] Xilinx company, MicroBlaze Processor Reference Guide ( v5.1) 2005

      [8] P. Huerta, J. Castillo, J. I. Mártinez, and V. López, “A microblaze based multiprocessor SoC,†WSEAS Transactions on Circuits and Systems, vol. 4, no. 5, Grece, 423-430.

      [9] J. Teich, “Hardware/Software codesign: the past, the present, and predicting the Future,†in Proceedings of the IEEE, Vol. 100, May, 2012.

      [10] http://digilentinc.com/

      [11] LazányiJánosGyula, FehérBéla, “Distributed Embedded System Using Single FPGA,†in sborníkvedeckychpraci vy3soké skoly b

      [12] El Hassan El Mimouni, Mohammed Karim, AMicroBlaze-Based Multiprocessor System on Chip for Real-Time Cardiac Monitoring, International Conference on Multimedia Computing and Systems (ICMCS), © IEEE, 2014.

      [13] Pierre G. Paulin, et al, “A Multi-Processor SoC Platform and Tools for Communications Applicationsâ€, In Embedded Systems Handbook, CRC Press 2004.

      [14] Susan Xu and Hugh Pollitt-Smith, A Multi-MicroBlaze Based SOC System: From SystemC Modeling to FPGA Prototyping, 19th IEEE/IFIP International Symposium on Rapid System Prototyping, ©IEEE, 2008.

      [15] Vivado Design Suite Tutorial- Embedded Processor Hardware Design, user guide, www.xilinx.com, 2017.

      [16] Chang, Chen, Wawrzynek, John and Brodersen, â€A High-End Reconfigurable Computing System†IEEE Computer Society, in IEEE Design and Test of Computers, Vol. 22, March 2005,pp. 114-125.

      [17] David Pellerin and Milan Saini, “FPGAs Provide Acceleration for Software Algorithmsâ€, FPGA Journal, 2004

  • Downloads

  • How to Cite

    Prasad Acharya, G., & Asha Rani, M. (2018). FPGA Prototyping of Micro-Blaze soft-processor based Multi-core System on Chip. International Journal of Engineering & Technology, 7(2.16), 57-60. https://doi.org/10.14419/ijet.v7i2.16.11416