Level Converters for Ultra Low Power IoT Applications

 
 
 
  • Abstract
  • Keywords
  • References
  • PDF
  • Abstract


    For efficient ultra-low power IoT applications, working with various communication devices and sensors which operating voltages  from subthreshold to superthreshold levels which requires wide variety of robust level converters for signal interfacing with low power dissipation. This paper proposes two topologies of level converter circuits that offer dramatic improvement in power and performance when compared to the existing level converters that shift signals from sub to super threshold levels for IoT applications. At 250 mV, the first proposed circuit - a modification of a tradition al current mirror level converter - offers the best energy efficiency with approximately seven times less energy consumption per operation than the existing design, but suffers from a slight reduction in performance.  However, a second proposed circuit - based on a two-stage level converter - at the same voltage enhances performance by several orders of magnitude while still maintaining a modest improvement in energy efficiency.  The Energy Delay Products (EDP) of the two proposed designs are equivalent and are approximately four times better than the best existing design.  Consequently, the two circuit options either optimizes power or performance with improved overall EDP.

     

     

  • Keywords


    IoT, Level shifters, ultra-low power, subthreshold

  • References


      [1] NasimShafiee, ShikharTewari, Benton Calhoun and AatmeshShrivastava, “Infrastructure Circuits for Lifetime Improvement of Ultra-Low power IoT Devices” IEEE Transactions on Circuits and Systems I: Regular PapersVolume: 64, Issue: 9, Sept. 2017

      [2] MadhavDasari, Nikhil.R and Ameet Chavan, “Novel Ultra Low Power Dual Edge Triggered Retention Flip-Flop for Transiently Powered Systems” IEEE 7th International Advance Computing Conference Pages: 500 – 504, 2017

      [3] H. Soeleman, K. Roy, B. Paul, “Robust ultra low-power subthreshold DTMOS logic,” Proc. Int. Symp. Low-Power Electronics Design, pp. 25-30, 2000.

      [4] A. Chavan, G. Dukle, B. Graniello, E. MacDonald, “ Robust ultra-low power subthreshold flip-flop design for reconfigurable architectures”, IEEE International Conference on Reconfigurable Computing and FPGA’s, pp. 1-7, Sept. 2006.

      [5] M. E. Sinangil, N. Verma, and A. P. Chandrakasan, "A reconfigurable 65nm SRAM achieving voltage scalability from 0.25-1.2V and performance scalability from 20kHz-200MHz," European Solid-State Circuits Conference, pp. 282-285, September 2008.

      [6] R. Puri, L. Stok, J. Cohn, D. S. Kung, D. Z. Pan, D. Sylvester, A. Srivastava, S. Kulkarni, “Pushing ASIC performance in a power envelope,” DAC-40: ACM/IEEE Design Automation Conference, pp. 788-793, Anaheim, CA, June 2003.

      [7] S.N. Wooters, B.H. Calhoun, T.N. Blalock, “An energy–efficient subthreshold level converter in 130-nm CMOS”, IEEE Transactions on Circuits and Systems – II : Express Briefs, Vol.57, No.4, April 2010.

      [8] Kyoung-Hoi Koo , Jin-Ho Seo, Myeong-LyongKo , Jae- Whui Kim : “A New level-up shifter for high speed and wide range interface in ultra deep sub-micron”, IEEE International Symposium on Circuits and Systems, pp. 1063- 1065 Vol. 2, 2005.

      [9] A. Chavan, E. MacDonald, “ Ultra low voltage level shifters to interface sub and super threshold reconfigurable logic cells”, IEEE Aerospace Conference, Big Sky Mo., pp. 1-6, 2008.

      [10] S.H. Kulkarni and D. Sylvester, “High performance level conversion for dual VDD design”, IEEE Transactions on VLSI Systems12(9): 926-936, 2004.

      [11] S.C. Tan, X. W. Sun, “Low power CMOS level shifters by bootstrapping technique”, IEEE Electronics Letters, Volume:38, pp. 876- 878, Aug. 2002.

      [12] I.K. Chang, J. Kim, K. Roy, “Robust level converter design for sub-threshold logic”, International Symposium of Low Power Electronics and Design (ISPLED), pp. 14-19, 2006.

      [13] S. Lutkemeier, U. Ruckert, “A subthreshold to above-threshold level shifter comprising a Wilson current mirror”, IEEE Transactions on Circuits and Systems – II: Express Briefs, pp. 721-724, Aug. 2010.


 

View

Download

Article ID: 11409
 
DOI: 10.14419/ijet.v7i2.16.11409




Copyright © 2012-2015 Science Publishing Corporation Inc. All rights reserved.