Return to Article Details A VLSI implementation of train collision avoidance system using Verilog HDL Download Download PDF