

Optimizing dielectric constants for enhanced performance in nanoscale DG-FinFETs: A comprehensive study on short channel effects

Nura Muhammad Shehu ^{1*}, Garba Babaji ¹, Mutari Hajara Ali ¹

¹ Department of Physics, Bayero University, Kano, Nigeria

*Corresponding author E-mail: nmshehu.elt@gmail.com

Abstract

This study explores how variations in fin and gate dielectric constants impact nanoscale, DG-FinFETs' sensitivity to Short Channel Effects (SCEs). Various fin (channel) materials; Gallium Arsenide (GaAs), Gallium Antimonide (GaSb), Gallium Nitride (GaN), and Silicon (Si), are considered. PADRE simulation environment is used to investigate the threshold Voltage (V_{th}) Roll-off, a crucial performance parameter. GaAs-FinFET, with a gate dielectric and fin dielectric constant values of 15 and 45 shows the lowest threshold voltage of 0.412 V. The study concludes that FinFETs with a higher fin dielectric constant than gate dielectric constant exhibit reduced SCEs, leading to lower power consumption, faster switching, and improved efficiency. This underscores the importance of optimizing dielectric constants, especially the fin dielectric constant, for enhanced DG-FinFET performance.

Keywords: DG-FinFETs; Dielectric Constant; Efficiency; PADRE; Short Channel Effects; Threshold Voltage.

1. Introduction

As semiconductor technology progresses to nanoscale levels, the design and optimization of Metal Oxide Semiconductor Field Effect Transistors (MOSFETs) becomes substantially important in meeting the needs of contemporary electronics; improved performance and efficiency [1-6]. However, (SCEs) [7-8] present serious challenges that can undermine the efficiency and reliability of devices as their dimensions decrease. Nanoscale Double Gate FinFET (DG-FinFET), one of the new transistor topologies, has gained researchers' substantial interest because of the potential for better performance, reduced SCEs and scalability [9-12]. In this scenario, optimizing nanoscale DG-FinFET performance is critical. One major approach to achieve this optimization is to strategically manipulate fin (channel) and gate dielectric constants, which have a direct impact on device characteristics such as threshold voltage, subthreshold swing, and transconductance. By systematically varying the fin and gate dielectric constants, it is possible to identify optimum points that can enhance device performance metrics while maintaining the lowest possible threshold voltage.

An extensive literature review has yielded important insights that have led to our current investigation. In order to address SCEs, authors in [13] replaced silicon dioxide with zirconium oxide as the gate dielectric having higher dielectric constant. This replacement reduced the leakage current in FinFETs which led to the improvement in the device performance. Comprehensive research has been undertaken in [14] to improve FinFET performance and extend CMOS-based technology. The findings revealed that when compared to other gate dielectric materials, La_2O_3 gate dielectric, among other high-k materials, demonstrated considerable increases in transconductance, threshold voltage, reduced SCEs, and overall FinFET performance. In [15], the electrical properties of double gate Fin-FETs were studied using a variety of gate dielectric materials. The authors replaced Silicon-di-Oxide (SiO_2) with Hafnium Oxide (HfO_2) was substituted as gate dielectric material, the device's leakage current decreased significantly. The authors concluded that compared to other gate dielectric materials like SiO_2 , HfO_2 performed better in double gate FinFETs. The SCEs of various dielectric constants such as SiO_2 and other high-k dielectric materials such as Si_3N_4 , Al_2O_3 , ZrO_2 and HfO_2 were investigated in [16]. The authors established that HfO_2 , among the dielectric materials examined, exhibited excellent characteristics since its SCEs were lower than those of the other materials. In [17], SiO_2 was replaced by a high-k dielectric material, HfO_2 . The researchers demonstrated that HfO_2 had fewer SCEs than typical SiO_2 , including a lower threshold voltage and off-state leakage current, implying that HfO_2 might be used as a novel dielectric material to mitigate SCEs. However, there exists a need to investigate how simultaneous variations in the fin and gate dielectric constants can affect the susceptibility of nanoscale DG-FinFETs to short channel effects.

This work seeks to explore how simultaneous variations in the fin and gate dielectric constants can affect the sensitivity of nanoscale DG-FinFETs to short channel effects using GaAs, GaSb, GaN and Si as fin materials. Threshold voltage is the main parameter upon which the performance of the device will be investigated using PADRE Simulator.

2. Theoretical background

This section discusses the FinFET device structure, Short Channel Effects and FinFET terminologies.

2.1. FinFET device structure

A kind of metal oxide semiconductor field effect transistor known as a finFET is a multi-gate MOSFET. Chenming Hu and his associates created it for the first time in 1998 at the University of Berkley in California [24]. The FinFET is characterized by its conducting channel being encircled by a thin silicon "fin" that serves as the device's body. The thickness of the device determines its channel length. [4]. The distance between the source and drain junctions of a MOSFET is referred to as its channel length. The FinFET is a non-planar, double-gate transistor that is built on bulk silicon-on-insulator (SOI) or silicon wafers. [18]. Double Gate FinFET is shown in Fig. 1.




Fig. 1: (A) and (B): Double Gate FinFET Structure [4], [19].

The basic idea behind the FinFET construction is to bring the gate capacitance near FinFET channel. The fin body is typically quite narrow, giving the gate superior control over the channel. To accomplish this, the silicon body is very thin, ensuring that no leakage path is too distant from one of the gates, hence lowering leakage current. Because the channel is regulated by two or more gates, they provide more control over the channel [18].

2.2. Short channel effects and FinFET terminologies

Scaling down MOSFETs introduces issues that lead to performance deterioration. These issues are known as Short Channel Effects. Short Channel Effects and FinFET terminology include the following:

1) Drain Induced Barrier Lowering (DIBL)

The increase in drain voltage from 0.01 V to 0.05 V causes a variation in threshold voltage. This is referred to as drain induced barrier lowering. It is one of the most critical short channel effects. The DIBL value can be determined using [20]:

$$\text{DIBL} \left(\frac{\text{mV}}{\text{V}} \right) = \frac{\Delta V_{\text{TH}}}{\Delta V_{\text{DS}}} \quad (1)$$

Where V_{TH} denotes threshold voltage and V_{DS} denotes drain-source voltage.

2) Subthreshold Swing

The subthreshold swing parameter, one of the SCEs, for a Multigate Field Effect Transistor is usually 60 mV/dec. The SS can be calculated by [14]:

$$\text{SS} (\text{mV/dec}) = \frac{d V_{\text{GS}}}{d (\log_{10} I_{\text{DS}})} \quad (1)$$

Where V_{GS} denotes gate-source voltage and I_{DS} denotes drain-source current.

3) Threshold voltage

Assessing the threshold voltage of a device is a crucial step in determining its feasibility as a channel material for switching applications. The lowest gate voltage required to provide a conduction path between the source and the drain is known as the threshold voltage. [21]. The threshold voltage of a FinFET device can be calculated using [3]

$$V_{\text{th}} = f_{\text{ms}} + 2f_f + \frac{Q_{\text{D}}}{C_{\text{ox}}} - \frac{Q_{\text{SS}}}{C_{\text{ox}}} + V_{\text{in}} \quad (3)$$

Where Q_{SS} denotes charge in the gate dielectric, C_{ox} is the gate capacitance, Q_{D} is the depletion charge in the channel, f_{ms} denotes metal semiconductor work function difference between gate electrode and the semiconductor, f_f is the fermi potential, and V_{in} is the additional surface potential to $2f_f$ that is needed for ultrathin body devices to bring enough inversion charges in to the channel region of the transistor to reach threshold point [3].

4) Transconductance

Transconductance is one of the important performance parameters for FinFET devices. While maintaining a fixed drain-source voltage, the transconductance quantifies how the drain current changes in response to variations in the gate-source voltage. This parameter can be calculated using [22]:

$$g_{\text{m}} = \frac{dI_{\text{D}}}{dV_{\text{GS}}} \quad (4)$$

Where I_{D} denotes the drain current and V_{GS} denotes the gate-source voltage.

5) Parallel plate capacitor

If a FinFET is modelled as parallel plate capacitor, the capacitance of the device rises by a relative dielectric constant, k , when a dielectric material is placed between the metal gate and the semiconductor material. This capacitance is given by [23]:

$$C_{ox} = \frac{k\epsilon_0 A}{t_{ox}} \quad (5)$$

Where C_{ox} is the gate capacitance, k is the dielectric constant of the material, ϵ_0 is the permittivity of free space, t_{ox} is the thickness of dielectric layer.

3. Materials and method

This section describes the materials and the method that were used during the device simulation.

3.1. Materials

The materials used in this research are Si, GaAs, GaSb and GaN as fin (channel) materials, silicon dioxide (SiO_2) as the gate dielectric, Silicon as base substrate and MuGFET simulation tool.

3.2. Method

The FinFET device was simulated using a PADRE Simulator, which is a part of the Multigate Field Effect Transistors (MuGFET) tool. Engineers may use this simulator to generate crucial curves that describe the basic physics of Field Effect Transistors (FETs). [22]. Furthermore, it yields consistent solutions for the Poisson and drift-diffusion equations. During the simulation, the effect of simultaneously varying the gate dielectric and fin (channel) dielectric constants both ranging from 15 to 45 was investigated utilizing GaAs, GaSb, GaN, and Si as the fin (channel) materials for the FinFET. A fixed gate length of 45 nm and channel width of 10 nm were maintained. The oxide thickness was set at 2 nm, while the channel doping concentration was held steady at $1 \times 10^{16} \text{ cm}^{-3}$, and the drain/source doping concentration at $1 \times 10^{19} \text{ cm}^{-3}$. The set drain bias ranged from 0.05 V to 1 V and gate bias ranged from 0 V to 1 V.

4. Results and discussion

This section presents and analyzes the findings of simulations that investigated how simultaneous variations in the fin and gate dielectric constants impact the susceptibility of nanoscale DG-FinFETs to short channel effects utilizing GaAs, GaSb, GaN, and Si as fin materials. Threshold voltage is the major parameter used to investigate the device's performance.

4.1. Threshold voltage at the gate dielectric constant of 15 and fin dielectric constant of 15 to 45

Fig. 1 presents the simulation results obtained of threshold voltage characteristics by varying the fin (channel) dielectric constant from 15 to 45 while maintaining a fixed gate dielectric constant of 15 for nanoscale DG GaAs, GaSb, GaN and Si FinFETs. Fig. 1 shows that the threshold voltage in GaN and Si GaAs decreases with increasing fin dielectric constants. GaSb and GaN have comparable threshold voltage behaviors between fin dielectric constants of 15 and 35, indicating potential interchangeability. However, GaSb-FinFET threshold voltage rises from 35 to 40 and then stabilizes. In contrast, GaAs-FinFET demonstrates a substantial fall in threshold voltage with a fin dielectric constant of 45, attaining the lowest value of 0.412 V among all FinFETs simulated. This demonstrates GaAs-FinFET's superior performance in terms of lower power consumption as well as faster switching speed, particularly for gate and fin dielectric constants of 15 and 45, (15, 45). This modelled FinFET has faster switching speed than the ones by [14] and [7] as the threshold voltage obtained in this work is lower. This makes the DG-FinFET in this work more immune to SCEs.




Fig. 1: Threshold Voltage vs Gate Fin Dielectric Constant at Gate Dielectric Constant of 15.

4.2. Threshold voltage at the gate dielectric constant of 20 and 25 and fin dielectric constant of 15 to 45

Fig. 2 and 3 show the simulation results of threshold voltage characteristics for nanoscale DG GaAs, GaSb, GaN, and Si FinFETs, where the fin dielectric constant ranges from 15 to 45 and the gate dielectric constant remains constant at 15 (Fig. 2) and 20 (Fig. 3). In all four FinFETs, increasing fin dielectric constants results in lower threshold voltages. Notably, GaAs-FinFET shows a considerable decline in

threshold voltage with a fin dielectric constant of 45, achieving the lowest value of 0.454 V among the simulated FinFETs the at gate and fin dielectric constants of 20 and 45 (20, 45) in Fig. 2; 25 and 45 (25, 45) in Fig. 3.




Fig. 2: Threshold Voltage vs Fin Dielectric Constant at Gate Dielectric Constant of 20.




Fig. 3: Threshold Voltage vs Fin Dielectric Constant at Gate Dielectric Constant of 25.

4.3. Threshold voltage at the gate dielectric constant of 30 to 45 and fin dielectric constant of 15 to 45

The simulation results obtained for threshold voltage in nanoscale DG GaAs, GaSb, GaN and Si FinFETs are presented in Fig. 4, 5, 6 and 7 and discussed here. In Fig. 4, 5, 6, and 7, the threshold voltages of four FinFETs decrease as the fin dielectric constant increases from 15 to 45, while maintaining gate dielectric constants of 30, 35, 40, and 45, as illustrated. However, in Fig. 5 GaSb-FinFET shows an exception, where the threshold voltage rises from 0.484 V to 0.498 V as the fin dielectric constant increases from 15 to 20, with a fixed gate dielectric constant of 35. Across all four figures, GaAs-FinFET consistently exhibits the lowest threshold voltage of 0.455 V at gate dielectric constants of 30, 35, 40, 45 and fixed fin dielectric constant of 45, (30, 45) in Fig. 4, (35, 45) in Fig. 5, (40, 45) in Fig. 6, and (45, 45) in Fig. 7 respectively, in comparison to the other three FinFETs. The consistent decrease in threshold voltage across various gate dielectric constants suggests that increasing the fin dielectric constant enhances the overall performance of FinFET devices.




Fig. 4: Threshold Voltage vs Fin Dielectric Constant at Gate Dielectric Constant of 30.




Fig. 5: Threshold Voltage vs Fin Dielectric Constant at Gate Dielectric Constant of 35.




Fig. 6: Threshold Voltage vs Fin Dielectric Constant at Gate Dielectric Constant of 40.




Fig. 7: Threshold Voltage vs Fin Dielectric Constant at Gate Dielectric Constant of 45.

5. Conclusion

In conclusion, this research extensively explored the influence of simultaneous variations in fin and gate dielectric constants on the sensitivity of nanoscale DG-FinFETs to short channel effects, utilizing GaAs, GaSb, GaN, and Si as fin materials. The primary focus of the study was on the threshold voltage as a key parameter for assessing device performance. The results demonstrated a notable impact of varying the fin dielectric constant while fixing the gate dielectric constant on the threshold voltage of the DG-FinFETs. Across various gate dielectric constant values, an increase in the fin dielectric constant generally correlated with lower threshold voltages for all four FinFETs. Notably, GaAs-FinFET exhibited the lowest threshold voltage at a high fin dielectric constant and low gate dielectric constant. In summary, FinFET devices with a higher fin dielectric constant than gate dielectric constant showed a consistent trend of reduced short channel effects. This reduction can lead to benefits such as lower power consumption, faster switching speed, and enhanced overall device efficiency. The study underscores the critical importance of optimizing dielectric constants, particularly the fin dielectric constant, to effectively mitigate short channel effects and elevate the performance of nanoscale DG-FinFETs. Future research directions may involve exploring additional fin materials, investigating the impact of other device parameters on short channel effects, and optimizing the fabrication process to achieve even more robust device performance.

References

- [1] H. Riel, L. Wernersson, M. Hong, and J. A. Alamo, "III – V compound semiconductor transistors — from planar to nanowire structures," *MRS Bulletin* 39, pp. 668–677, 2014, <https://doi.org/10.1557/mrs.2014.137>.

- [2] A. Mahmood, W. A. Jabbar, Y. Hashim, and H. Bin Manap, "Effects of downscaling channel dimensions on electrical characteristics of InAs-FinFET transistor," *Int. J. Electr. Comput. Eng.*, vol. 9, no. 4, pp. 2902–2909, 2019, <https://doi.org/10.11591/ijece.v9i4.pp2902-2909>.
- [3] M. Mustafa, T. A. Bhat, and M. R. Beigh, "Threshold Voltage Sensitivity to Metal Gate Work-Function Based Performance Evaluation of Double-Gate n-FinFET Structures for LSTP Technology," *World J. Nano Sci. Eng.*, vol. 03, no. 01, pp. 17–22, 2013, <https://doi.org/10.4236/wjnse.2013.31003>.
- [4] D. S. Bhargava, M. Sarumathi, and P. Venkatesh, "FinFET Technology : A Comparative Review of Traditional Transistors and FinFET based on performance metrics and physical dimensions," *IJSRCSAMS*, vol. 5, no. 6, 2016.
- [5] M. Veshala, R. Jatooth, and K. R. Reddy, "Reduction of Short-Channel Effects in FinFET," *Int. J. Eng. Innov. Technol.*, vol. 2, no. 9, pp. 118–24, 2013.
- [6] S. K. Dargar and V. M. Srivastava, "Performance Analysis of 10 nm FinFET with Scaled Fin-Dimension and Oxide Thickness," *2019 Int. Conf. Autom. Comput. Technol. Manag. ICACTM 2019*, pp. 1–5, 2019, <https://doi.org/10.1109/ICACTM.2019.8776710>.
- [7] G. R. Murthy, S. Tiwari, and S. Marasu, "IMPACT OF DIELECTRIC MATERIALS ON FinFET CHARACTERISTICS AT 45nm USING SILVACO ATLAS 2-D SIMULATIONS," *Sci.Int.(Lahore)*, vol. 33, no. 1, pp. 61–64, 2021.
- [8] E. H. Minhaj, S. R. Esha, M. M. R. Adnan, and T. Dey, "Impact of Channel Length Reduction and Doping Variation on Multigate FinFETs," *2018 Int. Conf. Adv. Electr. Electron. Eng. ICAEEE 2018*, pp. 1–4, 2019, <https://doi.org/10.1109/ICAEEE.2018.8642981>.
- [9] R. A. Thakker, E. C. Engineering, P. G. Student, and E. C. Engineering, "Review of Contemporary Research in FinFET Technology Medical Science," *Engineering*, pp. 41–43, 2015.
- [10] J. Kumar, S. Birla, and G. Agarwal, "Materials Today : Proceedings A review on effect of various high-k dielectric materials on the performance of FinFET device," *Mater. Today Proc.*, vol. 79, pp. 297–302, 2023, <https://doi.org/10.1016/j.matpr.2022.11.204>.
- [11] R. S. Rathore and A. K. Rana, "Investigation of metal-gate work-function variability in FinFET structures and implications for SRAM cell design," *Superlattices Microstruct.*, vol. 110, pp. 68–81, 2017, <https://doi.org/10.1016/j.spmi.2017.09.003>.
- [12] R. Saha, B. Bhowmick, and S. Baishya, "Deep insights into electrical parameters due to metal gate WFV for different gate oxide thickness in Si step FinFET," *Micro Nano Lett.*, vol. 14, no. 4, pp. 384–388, 2019, <https://doi.org/10.1049/mnl.2018.5220>.
- [13] D. Nirmal, P. Vijayakumar, and P. P. C. Samuel, "Subthreshold analysis of nanoscale FinFETs for ultra low power application using high-k materials," *International Journal of Electronics*, October 2014, pp. 37–41, 2013, <https://doi.org/10.1080/00207217.2012.720955>.
- [14] V. Kumar, R. Gupta, R. Preet, P. Singh, and R. Vaid, "Performance Analysis of Double Gate n-FinFET Using High-k Dielectric Materials," *Int. J. Innov. Res. Sci. Eng. Technol.*, vol. 5, no. 7, pp. 13242–13249, 2016.
- [15] M. Kailasam and M. Govindasamy, "Impact of high-k gate dielectrics on short channel effects of dg n-finfet," *Int. J. Sci. Technol. Res.*, vol. 9, no. 3, pp. 2023–2026, 2020.
- [16] Z. Renthlei, S. Nanda, and R. S. Dhar, "Impact of High-k Dielectric Materials on Short Channel Effects in Tri-gate SOI FinFETs," *J. Nano- Electron. Phys.*, vol. 13, no. 5, pp. 1–6, 2021, [https://doi.org/10.21272/jnep.13\(5\).05013](https://doi.org/10.21272/jnep.13(5).05013).
- [17] F. A. Anizam, L. N. Ismail, N. Sihab, and N. S. Mohd Sauki, "Performance of High-k Dielectric Material for Short Channel Length MOSFET Simulated using Silvaco TCAD Tools," *J. Electr. Electron. Syst. Res.*, vol. 19, no. OCT2021, pp. 143–148, 2021, <https://doi.org/10.24191/jeesr.v19i1.019>.
- [18] M. Bir, S. Gulshan, R. Singh, J. S. Sodhi, and J. S. Sawhney, "Advanced VLSI Technology : FinFET Technology," *Jetir*, vol. 6, no. 6, pp. 64–68, 2019.
- [19] A. S. C. & S. M. M. A. M. Md. Javed Hossain, "Impacts of Variations in Channel Length, Width and Gate Work Function of Gan FinFET and Si-FinFET on Essential Electrical Parameters," *Int. J. Electr. Electron. Eng. Res.*, vol. 9, no. 2, pp. 29–42, 2019, [Online]. Available: <http://www.tjprc.org/publishpapers/2-15-1572850801-4.IJEEERDEC20194.pdf>.
- [20] M. S. Islam, M. S. Hasan, M. R. Islam, A. Iskanderani, I. M. Mehedi, and M. T. Hasan, "Impact of Channel Thickness on the Performance of GaAs and GaSb DG-JLMOSFETs: An Atomistic Tight Binding based Evaluation," *IEEE Access*, vol. 9, pp. 117649–117659, 2021, <https://doi.org/10.1109/ACCESS.2021.3106141>.
- [21] S. Banerjee, E. Sarkar, and A. Mukherjee, "Effect of Fin Width and Fin Height on Threshold Voltage for Tripple Gate Rectangular FinFET," *TTIC*, vol. 2, pp. 27–30, 2018.
- [22] S. Islam, S. Uddeen, and H. Ali, "A Comparative Study of Sub-10nm Si, Ge and GaAs n-Channel FinFET," *Int. J. Semicond. Sci. Technol.*, vol. 7, no. 1, pp. 1–6, 2017, <https://doi.org/10.24247/ijssstdec20171>.
- [23] N. El, B. Hadri, and S. Patané, "Effects of High-k Dielectric Materials on Electrical Characteristics of DG n-FinFETs," *Int. J. Comput. Appl.*, vol. 139, no. 10, pp. 28–32, 2016, <https://doi.org/10.5120/ijca2016909385>.
- [24] D. Hisamoto, C. Hu, T. Liu, J. Bokor, W. Lee, J. Kedzierski, E. Anderson, H. Takeuchi, and K. Asano, "A folded-channel MOSFET for deep-sub-tenth micron era," *International Electron Devices Meeting 1998*, pp. 1032–1034, <https://doi.org/10.1109/IEDM.1998.746531>.