Maria Dominic Savio, M, Anudeep Bonasu, Sanjeevan Goswami, and K N S Reshma. “Low Power Clock Gated Delay Buffers”. International Journal of Engineering and Technology 7, no. 3.34 (April 19, 2026): 882–884. Accessed June 30, 2026. https://www.sciencepubco.com/index.php/IJET/article/view/19581.