Return to Issue Details Performance evaluation of heuristic algorithms in floor planning for ASIC design Download Download PDF