Back to article IJET Hardware Design of AES Core with High Throughput and Low Area Download Download PDF