View of Realization and Synthesis of 4 - bit Universal Shift Register using Logical Reversible Computation in Xilinx

Back to article IJET Realization and Synthesis of 4 - bit Universal Shift Register using Logical Reversible Computation in Xilinx Download Download PDF