View of Realization and Synthesis of 4 - bit Universal Shift Register using Logical Reversible Computation in Xilinx

Return to Issue Details Realization and Synthesis of 4 - bit Universal Shift Register using Logical Reversible Computation in Xilinx Download Download PDF