View of Efficient design of chaos based 4 bit true random number generator on FPGA

Back to article Back to article IJET Efficient design of chaos based 4 bit true random number generator on FPGA Download Download PDF