Back to article IJET Design & Optimization of Gate-All-Around Tunnel FET for Low Power Applications Download Download PDF