International Journal of Engineering & Technology, 7 (3.20) (2018) 841-845

International Journal of Engineering & Technology

Website: www.sciencepubco.com/index.php/IJET

Research paper

Particle Swarm Optimization for Vlsi Floor planning with Clustering Control

[1*]Dr.V.Mariselvam, [2]S.Rajanandhini

[1]Assistant Professor, M.Kumarasamy College of Engineering, Karur, Tamilnadu, India
[2]M.E Scholar, M.Kumarasamy College of Engineering, Karur, Tamilnadu, India
**Corresponding author Email: mariselvamv.ece@mkce.ac.in*

Abstract

Floorplanning is a critical issue in simple VLSI design. It is a NP-hard combinatorial optimization problem. Now this investigation the VLSI floor planning issue through grouping limitations then the design region as per minimization paradigm remains measured. A procedure, which depends on essential standards of Particle Swarm Optimization (PSO), to take care of this issue is exhibited. This PSO-based calculation utilizes two distinct sorts of pheromone paths by way of the correspondence media between fake particles towards adequately manage them to agreeably develop a great floorplan. Based on the attributes of PSO, in addition, an encoding plan, which is alluded to as B tree representation, is planned on the way to speak to the ordered connections among route elements designed for a floorplan. Analyses utilizing MCNC benchmarks demonstrate that the execution of our technique intended for arrangement through the capacity of investigating better arrangements. The planned method displayed quickly merging then prompted extra ideal arrangements than other related approach.

Keywords*: B tree representation, floorplanning, MCNC benchmarks, Particle Swarm Optimization (PSO).*

1. Introduction

Floorplanning takes remained a crucial step in VLSI design as an approach to regulate route multifaceted nature in addition significant submicron impacts. In Floorplanning, now the VLSI setup is to sort out the modules on a chip under the restriction that no binary elements remain cover while monitoring the zone, cable length, and other execution records to be perfect [1].Nowadays, customized floorplanning stands bolstered by the creating gathering of introduced memories and IP delays in System on Chips (SoCs) deigns.

The somatic position of circuits in VLSI chips or SoCs has been known supported consideration in the ongoing years. Primary investigation going on the situation issue connected power to diminish the cover betweens cells. The age of cover free positions, and contrast different floorplan portrayals which participate and mimicked toughening (SA) [2].

Receiving a floorplan portrayals could without much of a stretch apply to various applications and different necessities through change target capacities. The disadvantage of receiving SA is that the framework must be near balance all through the procedure, which requests a watchful change of the toughening plan parameters and demonstrates the produced designs with cell covers. While permitting covers amid the procedure of position was appeared to acquire a superior floorplanning arrangement, this procedure couldn't ensure the whole disposal of covers [3].

The number straight encoding equation for ruling the perfect element introductions in full scale cell arrangement [4]. The proposed strategy switches multi-terminal lattices in light of the Manhattan metric of the base bouncing case of the stick locations which is extra precise than particular prior methodologies which can just adjust towards two-terminal nets in view of the Euclidean metric on behalf of connection measurement approximation. Instead of beforehand said strategies, these paper embrace a non-cutting construction of portrayal B*-tree with PSO calculation [5]. PSO is a group insight technique which is generally models the social conduct of groups. Then the result of displaying this common conduct is that the inquiry procedure enables elements to stochastically arrival to already fruitful districts in the pursuit space. It has turned out to be effective on numerous issues in science and building. This strategy is lessen quite a bit of computational time, gets fast union and better arrangements [6].

2. Literature Survey

Baishnab et al [7] presents a two-organize raised enhancement strategy to settle the settled diagram floor arranging issue. Here, a worldwide advancement issue for territory and wire length minimization has been considered. In the main stage, curved advancement display gives the relative places of the modules on the floorplan. The second stage places and sizes the modules utilizing curved advancement. An effective strategy for producing inadequate relative position frameworks and a trade free calculation for neighborhood change of the floorplan are likewise introduced.

Sivasubramanian et al [8] proposed an approach is utilized for VI compelled settled layout nonslicing floorplanning in light of meta-heuristic enhancement calculation, with the point of diminishing the aggregate chip territory. Here, a music-enlivened Twin Memory Harmony Search (TMHS) is utilized as the meta-heuristic streamlining calculation. The test comes about demonstrate that our proposed approach furnishes productive floorplanning with diminished territory and wirelength. Examinations on MCNC benchmark circuits approve the viability of our work.

Jenifer et al [9] focuses on region enhancement. The objective of the physical outline process is to plan the VLSI chip with least region. The essential thought is to limit the floorplan territory by reshaping the squares which are available inside the floorplan keeping in mind the end goal to achieve the base region with less computational time. Proposed issue is re-imagined with a productive meta-heuristic as Simulated Annealing calculation which will give ideal arrangement less calculation time. The proposed calculation has been tried by utilizing set of benchmarks of Microelectronics Center of North Carolina (MCNC).The execution of this calculation is contrasted and other stochastic calculations announced in the writing and is observed to be proficient in creating floorplan with negligible region. The execution of the proposed calculation is by all accounts superior to the current calculations.

Amarbir Singh et al [10] proposed the Floorplanning is a serious issue in huge measure coordinated circuit (VLSI) outline mechanization as it decides the execution, extent, profit, and unwavering quality of VLSI chips. Since the computational view, VLSI floorplanning is a NP-difficult issue. Present day substantial scale combination innovation depends on settled blueprint floorplan imperatives, for the most part with a target of limiting zone and wirelength between the modules. This overview paper surrenders a to-date account on different metaheuristic calculations used to take care of VLSI floorplanning issue.

3. Particle swarm optimization

The particles express the capacity of quick joining to nearby or potentially worldwide ideal position(s) over few ages. The swarm particles which have different particles. Each particle states to a possible preparation of the enhancement task. The majority of the particles iteratively find the plausible arrangement [11]. Every molecule creates a situation as indicated by the innovative speed then past places of the cell, and is contrasted and the top point which is produced by past particles in the rate capacity then hold onto the finest one; i.e., every particle speed up the postures the adjacent finest arrangement and the all-inclusive good point. [12].

4. Vlsi floorplanning in particle swarm optimization through clustering process

By means of large, relating a metaheuristic to take care of the process of vlsi floorplanning issue by and large includes two issues: (1) the plan of a powerful portrayal of part situation, and (2) the advancement of an ideal calculation. In order to encourage accepting the calculation processed at this point, accordingly, which is initially present a powerful portrayal of module position, in particular unique intersection list (djl), in area 4.1. At that point, in area 5.2 a PSO based calculation for taking care of the issue of vlsi non-cutting floorplanning with grouping limitations is displayed in subtle elements [13].

4.1. The B*-tree representation



(a) (b)

Figure 1: A packing represented by B*-tree

The research embraced the B*-tree portrayal towards display a floorplan as shown in figure 1. The B*-tree is an arranged twofold hierarchy intended for displaying non-cutting floorplans. Figure 1 shows the pressing of floor plan relating with its B*-tree, wherever the diagram hubs ni are straightforwardly representing towards the position squares bi. The base of B*-tree indicates by way of n0 is relating to the square b0 arranged by means situation of base leftward curve [14]. Development of a B*-tree stands beginning as of the source, then afterward the main recursively make the leftward sub tree, at long last is the privilege sub tree. Give Ri a chance to be the arrangement of squares situated going on the rightward side with adjoining bi. The leftward issue of the hub ni relates towards the most reduced, unvisited obstruct in Ri. The correct offspring of ni speaks to the most minimal square situated above and with its x-arrange equivalent bi and its y-facilitate not as much as best limit of the element on the leftward side and nearby bi. Figure 1 shows a B*-tree representation of packing.

Movement of Node
This process will delete and insert node it into other place of tree.

Nodes Switching
The two blocks of the tree switched by this process.

Rotation of Blocks
Without changing the tree structure the blocks are rotated.

4.2 PSO for floorplanning with clustering constraints

The calculation created from this investigation contrasts as of the traditional PSO-dependent ways to deal with the TSP from that, 2 distinct sorts of pheromone paths, the startup pheromone path Xs and the related pheromone path Xa, are utilized. Then the utilization of 2 distinct kinds of pheromone paths is because of the way that the decision of the part will altogether influence the arrangement value in the arrangement scanning method for floorplanning. A startup part decided over a wary procedure determine without a doubt conduce to recognizing a palatable issue arrangement in a sensible measure of calculation period. Along these lines, aside from keeping up the affiliation data among modules with X_a, X_s is utilized for speaking to the reasonableness of every part as the beginning part [15].

In the event that the quantity of components being arranged is |N|, moreover, X_s will be a 1×|N| gliding opinion lattice and underlying estimation of component X_s (n_i) in X_s is controlled by the substance of the arrangement got from utilizing mi ($1 \leq I \leq |N|$) as the startup component. Then again, X_a, is a |N|×|N| coasting point framework.

The component X_a (n_i, n_j) in Ta is a marker of how great that one appears towards knot components n_i and n_j organized in grouping and its underlying worth is pre-characterized.

In the suggested algorithm, the initial stage of developing a doable arrangement by particle is to decide the startup module. As indicated by the pheromone paths verified in X_s, the startup component is selected by a rank-based roulette wheel determination technique. The point of utilizing the rank-based choice is to keep away from an over the top likelihood error for a module being picked as the startup module among modules, prompting an early joining of the arrangement looking process [16]. Once the startup part is being selected, all parts having clustering requirements with the startup part are included hooked on an imperative rundown, L_1, and afterward the rest of the modules are incorporated into a competitor list, L_c. In this manner, ants will more than once pick an objective module from an objective rundown and include this part into the contemporary floor plan till the point that all parts in the objective rundown are devoured. When all is said in done, the objective rundown is L_1; in any case, if L_1 turns into a void set, Lc is occupied as the objective rundown[17].

Accept that a part n_i has been chosen as the objective part at the period t-1 by a subterranean insect a_k, and when $a_k$includes another objective module chose from the objective rundown at the period t, the choice must stand founded on a state progress run the show. The lead is to utilize the likelihood q to decide if a_k will receive an avaricious methodology to pick an objective module at t. In the event that for this situation, the substance acquired through the expansion of each component since the objective rundown will be incorporated into the present floorplan and afterward tried one after another. The part tried to display the top outcome will be taken as the objective component. Something else, the arbitrary likelihood lead characterized as takes after will be utilized to decide the objective module m_j as shown in equation (1).

$$\frac{\tau_{ij}\times\eta_{il}}{\sum_{l\epsilon N_i^k}\tau_{ij}\times\eta_{il}}, \forall j \in N_i^k \quad (1)$$

where P_{ij}^k speaks to the likelihood for ak to pick n_j as an objective component; τ_{ij} is the pheromone path verified in X_a (n_i, n_j); k_iN indicates the set comprising of the components unselected in the objective rundown; and η_{ij} speaks to the reverse of the base region after n_j is included hooked on the current floorplan on a level plane/vertically. When a_k includes n_j hooked on the current floorplan, a nearby pheromone refreshing principle will be utilized to suitably alter the substance of X_a to mirror the current circumstance of the arrangement seeking methodology [18]. Let τ 0 be the underlying pheromone path verified in X_a (n_i, n_j) and ρ be a pre-decided constraint between [0, 1) speaking to the pheromone dissipation frequency, the nearby pheromone refreshing tenet will be characterized in equation (2)

$$\tau_{ij} \leftarrow (1-\rho)\times\tau_{ij} + \rho \times \tau_0 \quad (2)$$

Thus, particle will be kept from settling on a similar choice redundantly in order to upgrade the arrangement seeking ability of the calculation. After all particles have built doable arrangements in a given cycle, data identified with better outcomes got from the emphasis will be saved to the accompanying emphasis, to such an extent that particles can process good basic leadership process with improved value and thus reinforce the creating ability of calculation. The worldwide pheromone refreshing tenet characterized as takes after can accomplish the objective:

$$\tau_{ij} \leftarrow (1-\rho)\times\tau_{ij} + \rho \times Q(S_{gb}). \forall (n_i, n_j) \in S_{gb} \quad (3)$$

where S_{gb} speaks to the best arrangement got so far in the arrangement look methodology and Q(S_{gb}) is the nature of S_{gb} as shown in equation (3). To put it plainly, the calculation proposed in this investigation additionally comprises of the introduction stage, development stage, and input stage.

5. Experimental Results

Examinations from this investigation utilized GSRC and MCNC benchmarks for the suggested floor planner and contrast and every one of the cells remained regular as tough IP elements which shown in figure 2 [19]. The reenactment lists are composed in MATLAB, and the outcomes remained gotten proceeding a Pentium 4 1.7 GHz with 512MB RAM. The Particle swarm optimization tries different things through w, c1 and c2 in statements remained 1, 0.1 and 0.1, separately. The molecule quantity stands established as 5. This study ran the both floor planner 10 times then computed with normal results of chip territory and path period.



Figure 2: Placement result in MCNC n50

Contrast and different strategies, our strategy can locate a superior arrangement in uniform less calculation period. In a similar tree arrangement [20], in other words, our technique has more effectiveness and arrangement hunting capacity down floorplan. In spite of the fact that the SA embraced three similar tasks that said above, yet it would haphazardly get the activity (to some degree like a sort of experimentation methodology)[21] however not ensuing the past involvement though attempting toward locate alternative well arrangement [22]. This will bring about the floor planner squander excessively while on catching the arrangement addicted to nearby negligible and tougher to show signs [23] of improvement arrangement. Our strategy can beat these disadvantages. In this manner, the adequate arrangement can discover in shorter computational time [24].

Table 1: Outcomes of analysis with single cluster for all difficult cases

Difficult cases with single cluster		
Data set	% average deadspace	% average deadspace*
apet- c1	2.076	0.775
apet- c2	2.076	0.775
xerox- c3	6.529	5.052
hp- c3	6.431	4.023
ami33-c3	9.008	7.809
ami49-c3	9.008	8.267



Figure 3: Results of testing with cluster for all problem instances

The table 1 which shows the outcome of analysis with clusters for all difficult cases [25]. Above figure 3 shows the Outcomes of analysis with clusters for all difficult cases with the collection of the different data sets such as apet-c1, apet-c2, ami33-c3, ami49-c3, hp-c3, xerox-c3 for a percentage of average dead space and Figure 4 shows the Result packing of ami49 with clusters [26].

Figure 4: ami49 packing Outcomes with clusters



Figure 5: Chip area vs. probability of selection of ami49 circuit

Figures 5 show the variation of chip area and probability of selection of ami49 in MCNC benchmark circuits for different values of respectively [27].



Figure 6: Convergence Curve

Our technique retains more robustness to check the result as of decreasing into limited minimal as shown in Figure 6. It would be useful to find a enhanced resolution [28] in smaller period.

6.Conclusion

This paper exhibited a algorithm for taking care of the VLSI floorplanning issue with grouping requirements. The principle normal for the suggested method is the joining of a encrypting plan Such as B tree portrayal. To productively and adequately direct counterfeit molecule to agreeably develop a superb floorplan, besides, two distinct kinds of pheromone trails are utilized. The real inspiration of utilizing a PSO-based approach is that the idea of arrangement development of pursuit strategies can unequivocally bring bunching imperatives into account. In our execution thinks about, comparison between the process suggested at this point and a Stimulated Annealing based method utilizing MCNC-based benchmarks. Exploratory outcomes exhibited from this paper show that the suggested calculation achieves fundamentally superior to the aggressive method. In spite of the fact that the proposed calculation has demonstrated empowering execution, there are various methods the PSO-based method for VLSI floorplanning might be based upon for upcoming research. These incorporate stretching out this way to deal with handle wiring and VLSI floorplanning all the while,

deciding an ideal arrangement of control constraints, and parallelizing the PSO-based method.

References

[1] Ahmed T. Sadiq , Ahmed T. Sadiq 2017, "Robot Path Planning Based on PSO and D* Algorithmsin Dynamic Environment", 2017 International Conference on Current Research in Computer Science and Information Technology (ICCIT), Slemani - Iraq ,pp145-150.

[2] Cheng Vue, Zhou Zhongliang, Jiang Jiancheng, Guo Pengcheng 2017, "Path Planning for Support Jammers Formation in Penetration Operation Based on Improved PSO-GA", 2017 2nd International Conference on Image, Vision and Computing,pp1090-1096.

[3] P.N. Guo, T. Takahashi, C. K. Cheng, and T. Yoshimura (Feb. 2001), "Floorplanning using a tree representation," IEEE Trans. on Computer-Aided Design, vol. 20, pp. 281-289.

[4] Y. C. Chang, Y. W. Chang, G. M. Wu, and S. W. Wu 2000, "B*-Trees: A new representation for nonslicing floorplans," Design Automation Conference, pp. 458- 463.

[5] B. Yao et al., 2003,"Floorplan Representations: Complexity and Connections," ACM Trans. on Design Automation. of Electronic Systems 8(1), pp. 55-80.

[6] [6] Baskar, S., & Dhulipala, V. R. (2016). Comparative Analysis on Fault Tolerant Techniques for Memory Cells in Wireless Sensor Devices. Asian Journal of Research in Social Sciences and Humanities, 6(cs1), 519-528.

[7] K.L Baishnab, Sourav Nath, Naushad Manzoor Laskar, Rahul Sen (2016), "Convex Optimization Approach To Vlsi Floorplan Design", International Journal Of Applied Engineering Research Issn 0973-4562 Volume 11, Number 5 ,Pp 3062-3065.

[8] K. Sivasubramanian, K. B. Jayanthi (2016), "Voltage-Island Based Floorplanning In Vlsi For Area Minimization Using Meta-Heuristic Optimization Algorithm", International Journal Of Applied Engineering Research Issn 0973-4562 Volume 11, Number 5, Pp 3469-3477.

[9] J. Jenifer, S. Anand And Y. Levingstan (April 2016), "Simulated Annealing Algorithm For Modern Vlsi Floorplanning Problem" Ictact Journal On Microelectronics, Volume: 02, Issue: 01,Pp175-181

[10] Amarbir Singh, Leena Jain (Apr-2016), "A Survey Of Various Metaheuristic Algorithms Used To Solve Vlsi Floorplanning Problem", International Research Journal Of Engineering And Technology (Irjet), Volume: 03 Issue: 04, Pp592-597.

[11] F. Mo, A. Tabbara, and R. K. Brayton 2000, "A force directed macro-cell place," Computer-Aided Design Conference, pp. 177-180.

[12] J. C. Jeong and C. M. Kyung (May 1991), **"**Finding optimal module orientations in macrocell placement,**"** Electronics Letters, vol. 27, pp. 804-805.

[13] R. C. Eberhart and J. Kennedy 1995., "A new optimizer using particle swarm theory," in Proc. 6th Int. Symp. Micro Machine and Human Science, Nagoya, Japan, pp. 39- 43.

[14] V. G. Gudise and G. K. Venayagamoorthy (Apr. 2003), "Comparison of Particle Swarm Optimization and Backpropagation as Training Algorithms for Neural Networks." IEEE Swarm Intelligence Symposium, pp 110-117.

[15] Baskar, S., & Dhulipala, V. R., "M-CRAFT-Modified Multiplier Algorithm to Reduce Overhead in Fault Tolerance Algorithm in Wireless Sensor Networks", Journal of Computational and Theoretical Nanoscience,2018, 15(4), 1395-1401.

[16] T. Y. Sun, S. T. Hsieh and C. W. Lin "Particle Swarm Optimization Incorporated with Disturbance for Improving the Efficiency of Macrocell Overlap Removal and Placement," in Proc. of The 2005 International Conference on Artificial Intelligence (ICAI'05), pp. 122-125, June 2005

[17] S. T. Hsieh, C. W. Lin and T. Y. Sun, "Particle Swarm Optimization for Macrocell Overlap Removal and Placement," in Proc. of IEEE Swarm Intelligence Symposium (SIS'05), pp. 177-180, June 2005

[18] G. Sigl, K. Doll, and F. M. Johannes 1991, "Analytical placement: A linear or a quadratic objective function," Design Automation Conference, pp. 427-432.

[19] Baskar, S., & Dhulipala, V. R., "Biomedical Rehabilitation: Data Error Detection and Correction Using Two Dimensional Linear Feedback Shift Register Based Cyclic Redundancy Check", Journal of Medical Imaging and Health Informatics, 2018, 8(4), 805-808.

[20] MuhammedShafi. P,Selvakumar.S*, Mohamed Shakeel.P, "An Efficient Optimal Fuzzy C Means (OFCM) Algorithm with Particle Swarm Optimization (PSO) To Analyze and Predict Crime Data", Journal of Advanced Research in Dynamic and Control Systems, Issue: 06,2018, Pages: 699-707

[21] P. Mohamed Shakeel; Tarek E. El. Tobely; Haytham Al-Feel; Gunasekaran Manogaran; S. Baskar., "Neural Network Based Brain Tumor Detection Using Wireless Infrared Imaging Sensor", IEEE Access, 2019, Page(s): 1

[22] Shakeel PM, Baskar S, Dhulipala VS, Mishra S, Jaber MM., "Maintaining security and privacy in health care system using learning based Deep-Q-Networks", Journal of medical systems, 2018 Oct 1;42(10):186.https://doi.org/10.1007/s10916-018-1045-z

[23] Sridhar KP, Baskar S, Shakeel PM, Dhulipala VS., "Developing brain abnormality recognize system using multi-objective pattern producing neural network", Journal of Ambient Intelligence and Humanized Computing, 2018:1-9. https://doi.org/10.1007/s12652-018-1058-y

[24] K Kaarthik, C Vivek, "Hybrid Han Carlson Adder Architecture for Reducing Power and Delay", Middle-East Journal of Scientific Research, Vol. 24, Special Issue, pp. 308-313, 2016.

[25] C.Vivek, S.Palanivel Rajan, "Design of Data Aware Low Power Area Efficient Data paths for Processing Elements in a Reconfigurable System", International Journal of Computer Science and Information Security, ISSN : 1947-5500, Vol.14, Issue 9, pp. 1100-1113, 2016.

[26] K. Kaarthik, S. Pradeep, S. Selvi, "An Efficient Architecture Implemented to Reduce Area in VLSI Adders", Imperial Journal of Interdisciplinary Research, Vol.3, Issue 2, pp. 326-330, 2017

[27] V.Kavitha and S. Mohanraj, "High performance Viterbi decoder design", Springer – Cluster Computing, Online ISSN: 1573-7543, Pages 1-6, 2018.

[28] Raghupathi, S., &Baskar, S. (2012). Design and Implementation of an Efficient and Modernised Technique of a Car Automation using Spartan-3 FPGA. Artificial Intelligent Systems and Machine Learning, 4(10).